MICROSEMI SOLUTIONS (U.S.), INC.

Patent Owner

Watch Compare Add to Portfolio

Stats

Details

Patent Activity in the Last 10 Years

Technologies

Intl Class Technology Matters Rank in Class
 
  
 
G06F ELECTRIC DIGITAL DATA PROCESSING 60387
 
  
 
H04L TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION 36249
 
  
 
H03M CODING, DECODING OR CODE CONVERSION, IN GENERAL 1695
 
  
 
H04B TRANSMISSION 15195
 
  
 
H04J MULTIPLEX COMMUNICATION 15110
 
  
 
H01L SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR 7355
 
  
 
G01R MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES 6153
 
  
 
H03H IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS 665
 
  
 
H03L AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES 575
 
  
 
H03B GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS 459

Top Patents (by citation)

Upgrade to the Professional Level to View Top Patents for this Owner. Learn More

Recent Publications

Publication # Title Filing Date Pub Date Intl Class
2017/0244,648 SYSTEMS AND METHODS FOR TRANSPORTATION OF MULTIPLE CONSTANT BITRATE DATA STREAMSFeb 21, 17Aug 24, 17[H04L]
2017/0235,864 METHODS AND SYSTEMS FOR FUNCTIONAL ANALYSIS OF AN INTEGRATED CIRCUITMay 01, 17Aug 17, 17[G06F]
2016/0188,515 METHOD AND APPARATUS FOR GROUPING MULTIPLE SAS EXPANDERS TO FORM A SINGLE COHESIVE SAS EXPANDERSep 04, 15Jun 30, 16[G06F]
2016/0190,084 METHOD FOR PRODUCING AN INTEGRATED CIRCUIT PACKAGE AND APPARATUS PRODUCED THEREBYOct 29, 15Jun 30, 16[H01L, G06F]

Recent Patents

Patent # Title Filing Date Issue Date Intl Class
9921990 Method and apparatus for grouping multiple SAS expanders to form a single cohesive SAS expanderSep 04, 15Mar 20, 18[G06F]
9898334 Method and apparatus for scheduling processing tasks in a pipelined engineOct 29, 15Feb 20, 18[G06F]
9893701 Power filtering circuit and methodMay 08, 15Feb 13, 18[H01L, H03H, H05K]
9880949 Cross clock compensation between layers in peripheral component interconnect expressDec 11, 15Jan 30, 18[G06F]
9869718 Scan test architecture and method for scan testingSep 30, 15Jan 16, 18[G01R]
9853007 Method for producing an integrated circuit package and apparatus produced therebyOct 29, 15Dec 26, 17[H01L, G06F]
9813080 Layer specific LDPC decoderJun 23, 15Nov 07, 17[H03M]
9793924 Method and system for estimating an expectation of forward error correction decoder convergenceDec 04, 15Oct 17, 17[H03M, G06F]
9778858 Apparatus and method for scatter gather list handling for an out of order systemFeb 11, 15Oct 03, 17[G06F]
9779197 Method and system of merging memory cells into multi-bit registers in an integrated circuit layoutFeb 13, 15Oct 03, 17[H03K, G06F]

View all patents..

Expired/Abandoned/Withdrawn Patents

Patent # Title Status Filing Date Issue/Pub Date Intl Class
6978457 Method and system increasing performance substituting finite state machine control with hardware-implemented data structure manipulationExpiredJan 31, 00Dec 20, 05[G06F]
6791989 Fibre channel interface controller that performs non-blocking output and input of fibre channel data frames and acknowledgement frames to and from a fibre channelExpiredDec 30, 99Sep 14, 04[H04L]

Top Inventors for This Owner

Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More

We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!

We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.